My Account Details

ISBN10: 0071409866 | ISBN13: 9780071409865

Step 1 . Download Adobe Digital Editions to your PC or Mac desktop/laptop.
Step 2. Register and authorize your Adobe ID (optional). To access your eBook on multiple devices, first create an Adobe ID at account.adobe.com. Then, open Adobe Digital Editions, go to the Help menu, and select "Authorize Computer" to link your Adobe ID.
Step 3. Open Your eBook. Use Adobe Digital Editions to open the file. If the eBook doesn’t open, contact customer service for assistance.
Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, authenticity, or access to any online entitlements included with the product. Explains how network processors work and provides detailed information on all major commercial architectures, from features to design considerations Network processing units (NPUs) will be the occasion of sweeping changes in the network hardware industry over the next few years. This new breed of microchip impacts chip designers like Intel, equipment vendors like Cisco, application developers like IBM and Morotola, and an army of software engineers who spent the last decade working on protocols and network management solutions.A thoroughly practical dissection of the early NPU market, this designer's guide explains how network processors work and provides detailed information on all major commercial architectures, from features to design considerations. Comparative tables are a rich source of cross-industry info. Coverage includes traffic managers, classification chips, content-addressable memories, switch fabrics, security accelerators, storage coprocessors and NetASICs.
PART 1: FUNDAMENTALSChapter 1: The Evolution of Network Technology: Distributed Computing and the Convergence of NetworksChapter 2: Network Processors: JustificationChapter 3: Packet ProcessingPART 2: NETWORK PROCESSOR ARCHITECTUREChapter 4: IBM PowerNP(tm)Chapter 5: Intel IXA(tm) Network ProcessorsChapter 6: AMCC nP(tm) Family of Network ProcessorsChapter 7: Agere PayloadPlus(r) Family of Network ProcessorsChapter 8: Motorola's C-Port(tm) Family of Network ProcessorsChapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 2: Network Processors: JustificationChapter 3: Packet ProcessingPART 2: NETWORK PROCESSOR ARCHITECTUREChapter 4: IBM PowerNP(tm)Chapter 5: Intel IXA(tm) Network ProcessorsChapter 6: AMCC nP(tm) Family of Network ProcessorsChapter 7: Agere PayloadPlus(r) Family of Network ProcessorsChapter 8: Motorola's C-Port(tm) Family of Network ProcessorsChapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
PART 2: NETWORK PROCESSOR ARCHITECTUREChapter 4: IBM PowerNP(tm)Chapter 5: Intel IXA(tm) Network ProcessorsChapter 6: AMCC nP(tm) Family of Network ProcessorsChapter 7: Agere PayloadPlus(r) Family of Network ProcessorsChapter 8: Motorola's C-Port(tm) Family of Network ProcessorsChapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 5: Intel IXA(tm) Network ProcessorsChapter 6: AMCC nP(tm) Family of Network ProcessorsChapter 7: Agere PayloadPlus(r) Family of Network ProcessorsChapter 8: Motorola's C-Port(tm) Family of Network ProcessorsChapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 7: Agere PayloadPlus(r) Family of Network ProcessorsChapter 8: Motorola's C-Port(tm) Family of Network ProcessorsChapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 9: Other NPU ArchitecturesChapter 10: Alternative Approaches to Network Processing: Net ASICs and Designing with IP CoresPART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
PART 3: PERIPHERAL CHIPS SUPPORTING NETWORK PROCESSORS: STORAGE PROCESSORS, CLASSIFICATION PROCESSORS, SEARCH ENGINES, SWITCH FABRICS, AND TRAFFIC MANAGERSChapter 11: Storage Network Processors (SNPs)Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 12: Search EnginesChapter 13: Classification ProcessorsChapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
Chapter 14: Switch FabricsChapter 15: Traffic ManagersPART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
PART 4: PUTTING EVERYTHING TOGETHERChapter 16: Systems Engineering IssuesPART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
PART 5: SECURITY COPROCESSORSChapter 17: Security CoprocessorsLIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
LIST OF ACRONYMSAPPENDIX I: OVERVIEW OF NETWORK-PROCESSOR PRODUCTS AND PLATFORMSAPPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
APPENDIX II: TYPICAL TRAFFIC LOAD (in Millions of Packets per Second) CORRESPONDENCE AT VARIOUS LINK SPEEDS AND PACKET SIZESAPPENDIX III: STANDARDIZATION EFFORTS IN NETWORK PROCESSINGINDEX
INDEX
Need support? We're here to help - Get real-world support and resources every step of the way.