Skip to main content

Humanities, Social Science and Language


Digital Products


Connect®
Course management and student learning tools backed by great support.

McGraw Hill GO
Greenlight learning with the new eBook+

ALEKS®
Personalize learning and assessment

ALEKS® Placement, Preparation, and Learning
Achieve accurate math placement

SIMnet
Ignite mastery of MS Office and IT skills

McGraw Hill eBook & ReadAnywhere App
Get learning that fits anytime, anywhere

Sharpen: Study App
A reliable study app for students

Virtual Labs
Flexible, realistic science simulations

AI Reader
Encourage Discovery, Boost Understanding

Services


Affordable Access
Reduce costs and increase success

Learning Management System Integration
Log in and sync up

Content Collections powered by Create®
Curate and deliver your ideal content

Custom Courseware Solutions
Teach your course your way

Education for All
Let’s build a future where every student has a chance to succeed

Business Program
Explore business learning solutions & resources

Professional Services
Collaborate to optimize outcomes

Remote Proctoring
Validate online exams even offsite

Institutional Solutions
Increase engagement, lower costs, and improve access for your students

Evergreen
Updated, relevant materials—without the hassle.

Support


General Help & Support Info
Customer Service & Tech Support contact information

Online Technical Support Center
FAQs, articles, chat, email or phone support

Support At Every Step
Instructor tools, training and resources for ALEKS, Connect & SIMnet

Instructor Sample Requests
Get step by step instructions for requesting an evaluation, exam, or desk copy

Platform System Check
System status in real time

Verilog Digital System Design

ISBN10: 0071588922 | ISBN13: 9780071588928

Verilog Digital System Design
ISBN10: 0071588922
ISBN13: 9780071588928
By Zainalabedin Navabi

Chapter 1: Design Automation with Verilog

Chapter 2: Register Transfer Level Design with Verilog

Chapter 3: Verilog Language Concepts

Chapter 4: Combinational Circuit Description

Chapter 5: Sequential Circuit Description

Chapter 6: Component Test and Verification

Chapter 7: Detailed Modeling

Chapter 8: RT Level Design and Test

Appendix A: List of Keywords

Appendix B: Frequently Used Sysytem Tasks and Functions

Appendix C: Compiler Directives

Appendix D: Verilog Formal Syntax Definition

Appendix E: Verilog Assertion Monitors

Need support?   We're here to help - Get real-world support and resources every step of the way.

Top